

**IN THE CLAIMS:**

The text of all pending claims, (including withdrawn claims) is set forth below. Cancelled and not entered claims are indicated with claim number and status only. The claims as listed below show added text with underlining and deleted text with ~~strikethrough~~. The status of each claim is indicated with one of (original), (currently amended), (cancelled), (withdrawn), (new), (previously presented), or (not entered).

Please AMEND claims 5 and 11 in accordance with the following:

1.     **(Previously Presented)**     A thin film transistor (TFT) comprising an offset region having no doping and a plurality of primary crystal grain boundaries, wherein the thin film transistor is formed so that the primary crystal grain boundaries of a polysilicon substrate are not positioned in the offset region, and wherein a width of the offset region, included in an activation layer, is smaller than a distance between the primary crystal grain boundaries.

2.     **(Cancelled)**

3.     **(Original)**     The thin film transistor according to claim 1, wherein the polysilicon substrate is formed by a sequential lateral solidification (SLS) method.

4.     **(Original)**     The thin film transistor according to claim 1, wherein the thin film transistor is used in an LCD (liquid crystal display) or organic EL (electroluminescent) device.

5.     **(Currently Amended)**     The thin film transistor according to claim 1, wherein the primary crystal grain boundaries are substantially perpendicular to a current direction between the source and drain regions of the thin film transistor.

6.     **(Previously Presented)**     A thin film transistor (TFT) comprising a lightly doped drain (LDD) region or offset regions and a plurality of primary crystal grain boundaries, wherein the thin film transistor is formed so that the primary crystal grain boundaries of a polysilicon substrate are positioned in channel, source and drain regions but not positioned in

the LDD or offset region, and wherein a width of the LDD region or offset regions is less than a distance between two adjoining primary crystal grain boundaries.

7. **(Previously Presented)** A flat panel display device comprising:  
a thin film transistor comprising:  
an offset region having no doping, and a plurality of primary crystal grain boundaries,  
wherein the thin film transistor is formed so that the primary crystal grain boundaries of a polysilicon substrate are not positioned in the offset region, and wherein a width of the offset region, included in an activation layer, is smaller than a distance between the primary crystal grain boundaries.

8. **(Cancelled)**

9. **(Original)** The flat panel display device according to claim 7, wherein the polysilicon substrate is formed by a sequential lateral solidification (SLS) method.

10. **(Original)** The flat panel display device according to claim 7, wherein the thin film transistor is used in an LCD (liquid crystal display) or organic EL (electroluminescent) device.

11. **(Currently Amended)** The flat panel display device according to claim 7,  
wherein the primary crystal grain boundaries are substantially perpendicular to a current direction between the source and drain regions of the thin film transistor.

12. **(Previously Presented)** A flat panel display device comprising:  
a thin film transistor comprising:  
a light doped drain (LDD) region or offset region, and a plurality of primary crystal grain boundaries,  
wherein the thin film transistor is formed so that the primary crystal grain boundaries of a polysilicon substrate are positioned in channel, source and drain regions but not positioned in the LDD or offset region, and  
wherein a width of the LDD region or offset region is less than a distance between two

adjoining primary crystal grain boundaries.

13 - 14.      **(Cancelled)**